Test Pattern Generation Hardware Motivated by Psudo-Exhaustive Test Techniques

نویسنده

  • Arno Kunzmann
چکیده

The efficiency of pseudo-exhaustive test generation is strictly limited by the maximal number of inputs to be enumerated, since n inputs require a test length of 2n . In contrast to other approaches, the proposed self-test method also takes the fault model into account. In addition to the conventionally used structural circuit information, so-called "functional independencies" can be computed. While preserving the original fault coverage, functional independencies allow the corresponding input pairs to be stimulated with the same value that directly reduces the number of inputs to be enumerated. The given experimental results emphasize the efficiency of this innovative approach: with only three exceptions, all 32 analyzed sequential and combinational ISCAS benchmark circuits can be pseudo-exhaustively tested with less than 221 test patterns within a single test session. It should be noted that the proposed self-test method is very similar to, but by construction not a pseudoexhaustive approach.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance of Generic and Recursive Pseudo Exhaustive Two-Pattern Generator

The main objective of this research is to design a Built-in self-test (BIST) technique based on pseudo-exhaustive testing. Two pattern test generator is used to provide high fault coverage. To provides fault coverage of detectable combinational faults with minimum number of test patterns than the conventional exhaustive test pattern generation, increases the speed of BIST and may posses minimum...

متن کامل

Accumulator based deterministic BIST

Most built-in self test (BIST) solutions require specialized test pattern generation hardware which may introduce significant area overhead and performance degradation. Recently, some authors proposed test pattern generation on chip by means of functional units also used in system mode like adders or multipliers. These schemes generate pseudo-random or pseudo-exhaustive patterns for serial or p...

متن کامل

Vlsi Design of Efficient Architecture in Recursive Pseudo-exhaustive Two-pattern Generation

The aim of built in self-test is to make the machine to test by itself. The best method among the built in self-test is pseudo exhaustive two pattern generation produces the output according to the input given with 16bit generator. The main drawback that occurs in this test pattern generation is maximum delay. It occurs in the carry generator module. In this paper, the method proposed with recu...

متن کامل

Test Pattern Generation and Test Application Time

As the complexity of VLSI circuits is increasing at the rate predicted by Moore's law and the switching frequencies are approaching a gigahertz, testing cost is becoming an important factor in the overall IC manufacturing cost. Testing cost is incurred by test pattern generation and test application processes. In this dissertation, we address both of these factors contributing to the testing co...

متن کامل

MERO: A Statistical Approach for Hardware Trojan Detection

In order to ensure trusted in–field operation of integrated circuits, it is important to develop efficient low–cost techniques to detect malicious tampering (also referred to as Hardware Trojan) that causes undesired change in functional behavior. Conventional post–manufacturing testing, test generation algorithms and test coverage metrics cannot be readily extended to hardware Trojan detection...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995